Semiconductor memory device and method for reading data

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5506808
SERIAL NO

08305715

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a data reading process as well as an improved semiconductor memory device. Input data supplied to the memory device is written in one of memory cells via a pair of bit lines when a write enable signal is active. After writing of the input data is completed, an equalizing circuit is activated to equalize the potential levels of bit lines used in data writing. An output circuit of the memory device is controlled such that the input data is forcibly output as output data from the memory device during the equalization immediately after writing of the input data is completed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • FUJITSU SEMICONDUCTOR LIMITED;FUJITSU VLSI LIMITED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yamada, Katsuyuki Kasugai, JP 74 1081
Yasuda, Tohru Kasugai, JP 5 46

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation