Method and apparatus for reducing timing pessimism during static timing analysis

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7237212
APP PUB NO 20060090150A1
SERIAL NO

10972899

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

One embodiment of the present invention provides a system that reduces timing pessimism during Static Timing Analysis (STA). During operation, the system receives parametric variation data which describes the on-chip variation of timing-related parameters. Next, the system computes region-specific derating factors using the parametric variation data. The system then identifies a set of worst-case violating paths using the region-specific derating factors. Next, the system computes path-specific derating factors for one or more paths in the set of worst-case violating paths using the parametric variation data and the path properties. Finally, the system identifies zero or more realistic-case violating paths from the set of worst-case violating paths using the path-specific derating factors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SYNOPSYS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Dasdan, Ali San Jose, CA 68 1221
Kucukcakar, Kayhan Sunnyvale, CA 24 315

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation