Gate driving circuit having a dummy pull-down transistor to sense current and driving method thereof
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 5, 2023
Grant Date -
N/A
app pub date -
Dec 13, 2021
filing date -
Dec 30, 2020
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A display device is provided that includes a display panel including one or more sub-pixels and a gate driving circuit supplying a gate signal to the sub-pixels through gate lines, the gate driving circuit including a gate output buffer circuit including a pull-up transistor that controls a connection between a clock input node and a gate output node, and a pull-down transistor that controls a connection between a low level voltage node and the gate output node, a control circuit capable of controlling the gate output buffer circuit, and a dummy pull-down transistor whose a gate node is shared with a gate node of the pull-down transistor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully