Thin film transistor array substrate, manufacturing method thereof, and mask
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 14, 2009
Issued Date -
N/A
app pub date -
Apr 7, 2006
filing date -
Apr 17, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A thin film transistor array substrate including a gate pattern having a gate electrode, a gate line connected to the gate electrode, and a gate pad connected to the gate line, a source/drain pattern having a source electrode, a drain electrode, a data line connected to the source electrode, and a data pad connected to the data line, a gate insulating pattern formed along a matrix pattern including the gate pattern and the source/drain pattern except for a pixel area, a semiconductor pattern formed on the gate insulating pattern having a same pattern as the gate insulating pattern and partially removed at a thin film transistor area and the gate line area, and a transparent electrode pattern having a pixel electrode formed at the pixel area and connected to the drain electrode, a gate pad protective electrode formed on the gate pad, and a data pad protective electrode formed on the data pad.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully