Method and system to implement an improved floating point adder with integrated adding and rounding

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6963896
APP PUB NO 20030131036A1
SERIAL NO

09919713

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and methods to implement an improved floating point adder are presented. The adder integrates adding and rounding. According to an exemplary method, of adding two floating point numbers together, a first mantissa, a second mantissa, and an input bit are added together to produce a third mantissa. The third mantissa is normalized to produce a final mantissa. The third mantissa and the final mantissa are correctly rounded as a result of the act of adding, so that the final mantissa does not require processing by a follow on rounding stage.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ZARBAÑA DIGITAL FUND LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Purcell, Stephen Clark Mountain View, CA 28 382

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation