Parity interleaving apparatus for encoding fixed-length signaling information, and parity interleaving method using same
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Dec 21, 2021
Grant Date -
Feb 13, 2020
app pub date -
Oct 21, 2019
filing date -
Oct 21, 2019
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A parity interleaving apparatus and method for fixed length signaling information are disclosed. A parity interleaving apparatus according to an embodiment of the present invention includes a processor configured to generate a parity bit string for parity puncturing by segmenting parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, into a plurality of groups, and group-wise interleaving the groups using an order of group-wise interleaving; and memory configured to provide the parity bit string for parity puncturing to a parity puncturing unit.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully