Laminated substrate manufacturing method and laminated substrate manufactured by the method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7858494
SERIAL NO

11466964

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Adhesion of particles due to static buildup during a laminated substrate manufacturing process is constrained, so as to reduce generation of a void or a blister in a lamination step and improve yield. A laminate 13 is formed by superimposing a first semiconductor substrate 11, which is to be an active layer, on a second semiconductor substrate 12, which is to be a supporting substrate, via an oxide film 11a. Electric resistance of either or both of the first and second semiconductor substrates 11 and 12 before superimposition is 0.005-0.2 .OMEGA.cm.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SUMCO CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Endo, Akihiko Tokyo, JP 52 574
Morimoto, Nobuyuki Tokyo, JP 38 185
Nishihata, Hideki Tokyo, JP 25 124

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation