Interconnect structure of semiconductor integrated circuit and semiconductor device including the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8487423
APP PUB NO 20110260333A1
SERIAL NO

13169398

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a semiconductor integrated circuit chip including an interconnect layer in which there is a limitation on the lengths of interconnects or areas occupied by the interconnects, empty spaces between power supply interconnect segments having the same potential located in parallel to a priority interconnect direction, are shifted relative to each other within the limits of the lengths and areas of power supply interconnects. As a result, a local increase in resistance is dispersed, whereby an influence on a voltage drop is reduced.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • PANASONIC CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fujimoto, Kazuhiko Kanagawa, JP 9 65
Kabuo, Chie Kyoto, JP 6 195
Kadota, Tadafumi Osaka, JP 2 10
Matsumura, Yoichi Kyoto, JP 21 441
Miyashita, Hirofumi Osaka, JP 5 159
Ohashi, Takako Shiga, JP 10 52

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Jan 16, 2025
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00