Implementation of fast data processing with mixed-signal and purely digital 3D-flow processing boars
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 23, 2006
Grant Date -
N/A
app pub date -
Feb 16, 2000
filing date -
Feb 16, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A system extends the execution time of a pipeline stage to a time longer than the time interval between two consecutive input data. Each processor in the system has an input and output port connected to a 'bypass switch' (or multiplexer). Input data is sent either to a processor, for processing, or to a processor output port, in which case no processing is performed, through a register using at least one clock cycle to move data from register input to register output. For a single channel requiring an execution time twice the time interval between two consecutive input data, two processors are interconnected by the bypass switch. Data flows from the first processor at the input of the system, through the 'bypass switches' of the interconnected processors, to output. The 'bypass switches' are configured with respect to the processors such that the system data rate is independent of processor number.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully