Method and apparatus for subclocking a SAR analog-to-digital converter

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6956518
APP PUB NO 20050219108A1
SERIAL NO

10816564

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Method and apparatus for subclocking a SAR analog-to-digital converter. A method is disclosed for clocking the operation of a SAR analog-to-digital converter (ADC). A low frequency clock and a high frequency clock are provided. An analog input voltage is then tracked during a tracking phase to sample the value thereof. A conversion cycle referenced to an edge of the low frequency clock is then initiated. The sampled data is then converted in a conversion operation during a data conversion cycle, which conversion operation requires a plurality of conversion clock cycles, the timing of at least a portion of the conversion operation is controlled during the data conversion cycle utilizing the high frequency clock as the conversion clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SILICON LABORATORIES INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fernald, Kenneth Austin, TX 2 26
Leung, Ka Y Austin, TX 78 1683
Piasecki, Douglas Austin, TX 20 251

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation