Method of increasing reliability of packaged semiconductor integrated circuit dice

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7452733
SERIAL NO

11451693

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Semiconductor dice are electrically tested prior to final assembly. Dice failing the test are identified and not packaged. However, 'good dice' (i.e., those dice that passed testing) in proximity to the failed dice frequently fail prematurely in the field. Therefore, in one embodiment, a method to identify those dice having a probability for early failure includes identifying a core die and a die cluster, adding the core die and at least one additional die from the die cluster to a weighted character map, and assigning a weighting value to each of the dice added to the weighted character map. At least one tier of buffer dice is then added to the weighted character map adjacent to each die on the weighted character map. Both the dice from the die cluster and the tier of buffer dice are marked, thereby preventing those dice from being packaged and consequently, shipped to customers.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ATMEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Friedberg, Charles B Colorado Springs, CO 3 13
Marcus, Kristopher R Colorado Springs, CO 3 13
Suciu, Paul I Saratoga, CA 7 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation