Semiconductor chip and stacked semiconductor package having the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8283765
APP PUB NO 20110121433A1
SERIAL NO

12835933

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor chip and a stacked semiconductor package are presented. The semiconductor chip includes a semiconductor substrate, circuit patterns, first input/output pads and second input/output pads. The semiconductor substrate is divided into cell and peripheral regions and has first and second surfaces which oppose each other. The circuit patterns are formed on the first surface of the semiconductor substrate and are connected with the cell region and the peripheral region. The first input/output pads are formed in the cell region and are connected to the circuit patterns. The second input/output pads are formed in the peripheral region and connected with the circuit patterns.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HYNIX SEMICONDUCTOR INCGYEONGGI DO SOUTH KOREA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kim, Jong Hoon Gyeonggi-do, KR 162 1140

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Apr 9, 2024
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00