SOI MOS field effect transistor and manufacturing method therefor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6531743
SERIAL NO

10043219

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A device isolation region made up of a silicon oxide film, which is perfectly isolated up to the direction of the thickness of an SOI silicon layer, and an activation region of the SOI silicon layer, whose only ends are locally thinned, are formed on an SOI substrate. A source diffusion layer and a drain diffusion layer of a MOS field effect transistor in the activation region are provided so that according to the silicidization of the SOI silicon layer subsequent to the formation of a high melting-point metal, a Schottky junction is formed only at each end of the activation region and a PN junction is formed at a portion other than each end thereof.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LAPIS SEMICONDUCTOR CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hirashita, Norio Tokyo, JP 14 133
Ichimori, Takashi Tokyo, JP 14 80

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation