Semiconductor device manufacturing method and mold die

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6558982
SERIAL NO

09461287

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device manufacturing method and a mold die that make it possible to expose the upper portions of external terminals with ease without having to implement a polishing process, are provided. The semiconductor device manufacturing method comprises a step in which external terminals are formed as bumps on a semiconductor element substrate, a step in which the semiconductor element substrate is mounted on the upper surface of a lower die of a mold die comprising an upper die and the lower die that is used to seal the semiconductor element substrate in resin, a step in which a tape is placed over the area of the upper surface of the lower die where the semiconductor element substrate is mounted and a step in which the upper die is placed in close contact with the external terminals. By employing this manufacturing method, it is possible to control the clamping force of the mold die. Thus, even when the upper die of the mold die is placed in close contact with the external terminals, deformation of the external terminals and damage to the semiconductor element do not occur. As a result, a polishing process for exposing the external terminals can be omitted and an improvement in yield is achieved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • LAPIS SEMICONDUCTOR CO., LTD.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Iguchi, Akihisa Tokyo, JP 4 25

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation