Semiconductor integrated circuit device with high and low breakdown-voltage MISFETs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7224037
APP PUB NO 20040251505A1
SERIAL NO

10894019

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Provided is a manufacturing method of a semiconductor integrated circuit device having a plurality of first MISFETs in a first region and a plurality of second MISFETs in a second region, which comprises forming a first insulating film between two adjacent regions of the first MISFET forming regions in the first region and the second MISFET forming regions in the second region; forming a second insulating film over the surface of the semiconductor substrate between the first insulating films in each of the first and second regions; depositing a third insulating film over the second insulating film; forming a first conductive film over the third insulating film in the second region; forming, after removal of the third and second insulating films from the first region, a fourth insulating film over the surface of the semiconductor substrate in the first region; and forming a second conductive film over the fourth insulating film; wherein the third insulating film remains over the first insulating film in the second region. The present invention makes it possible to raise the threshold voltage of a parasitic MOS and in addition, to suppress occurrence of an NBT phenomenon.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ishida, Susumu Tachikawa, JP 22 196
Kouketsu, Masami Hachioji, JP 5 44
Saitou, Kazunari Mobara, JP 11 68
Yasuoka, Hideki Musashino, JP 22 193

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation