Noise cancellation in impedance measurement circuits

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO 11272854
APP PUB NO 20220061690A1
SERIAL NO

17010185

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present disclosure provides an impedance measurement circuit for measuring and detecting variations in an impedance under test, and methods of operating the impedance measurement circuit. The impedance measurement circuit comprises a plurality of converts, including at least two digital-to-analog converters (DACs). The DACs together alternate between a first mode of operation and a second mode of operation. In the first mode, a first one of the DACs is operational to convert a first digital input signal to a first analog output using a first hardware component, and a second one of the DACs is operational to convert a second digital input signal to a second analog output using a second hardware component. In the second mode, the first one of the DACs is operational to convert the first digital input signal to the first analog output using the second hardware component, and the second one of the DACs is operational to convert the second digital input signal to the second analog output using the first hardware component. By alternating between the first and second modes, the first and the second hardware components are alternately used in the first DAC and the second DAC to perform the respective DAC's conversion operations. Each hardware component may be associated with an intrinsic noise power that causes magnitude errors in the respective DAC's output. Furthermore, the DACs may be arranged such that magnitude errors in the first DAC and magnitude errors in the second DAC cause opposing errors in the impedance measurement made by the impedance measurement circuit. Therefore, by alternating between the first and the second modes, errors in the impedance measurements performed by the impedance measurement circuit are stabilised, or ratiometrically cancelled, over time.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Brennan, Oliver J Oakland, US 3 13
Lyden, Colin G Baltimore, IE 41 315
Tansley, Thomas J Andover, US 2 3

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Sep 15, 2025
7.5 Year Payment $3600.00 $1800.00 $900.00 Sep 15, 2029
11.5 Year Payment $7400.00 $3700.00 $1850.00 Sep 15, 2033
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00