Methods and apparatuses for reducing step loads of processors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7992017
APP PUB NO 20090070607A1
SERIAL NO

11900316

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods and apparatuses for reducing step loads of processors are disclosed. Method embodiments comprise examining a number of instructions to be processed by a processor to determine the types of instructions that it has, calculating power consumption by in an execution period based on the types of instructions, and limiting the execution to a subset of instructions of the number to control the quantity of power for the execution period. Some embodiments may also create artificial activity to provide a minimum power floor for the processor. Apparatus embodiments comprise instruction type determination logic to determine types of instructions in an incoming instruction stream, a power calculator to calculate power consumption associated with processing a number of instructions in an execution period, and instruction throttling logic to control the power consumption by limiting the number of instructions to be processed in the execution period.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhatia, Rohit Fort Collins, US 40 727
Blumberg, Richard Fort Collins, US 5 91
Bostak, Chris Fort Collins, US 4 73
Safford, Kevin Fort Collins, US 10 119
Stackhouse, Blaine Fort Collins, US 8 126
Undy, Steve Fort Collins, US 3 61

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation