Importance

Loading Importance Indicators...

Abstract

A low power differential comparator wherein the input stage bias is used not only to set a bias level but is also used to set the hysteresis level of the differential comparator circuit. The positive and/or negative inputs to the differential comparator circuit are referred to ground to reduce the total DC current draw, e.g., by a factor of 7. The multiple use of the input stage bias and grounded connections to the positive and/or negative inputs reduce the overall current requirements of the differential comparator circuit substantially while maintaining full operating speed as compared to conventional differential comparator circuits. In one embodiment using the low power differential comparator circuit, a clock receiver implements hysteresis which is relatively independent from variations in environmental factors such as temperature, and from power supply variations. In this embodiment, the input stage of a low power comparator circuit is biased by the output of a bias circuit. The bias circuit, which in the disclosed embodiment is a regulated current source, may be started-up with the output of a start-up circuit if desired. In operation, when the temperature increases the bias current decreases, but the values of hysteresis resistors in the low voltage comparator also increase. Therefore, the resultant hysteresis value does not change appreciably.

Loading the Abstract Image...

First Claim