Semiconductor integrated circuit and method for testing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7349506
APP PUB NO 20050201500A1
SERIAL NO

10901165

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and semiconductor integrated circuit in which a receiver receives reception data and executes reception processing on the basis of a clock signal supplied from a PLL and a transmitter which receives parallel transmission data and executes serial transmission processing on the basis of the clock signal, and having a loop back function of supplying data output from the transmitter to the receiver for test. The receiver capable of executing control so as to make a phase of the input data coincide with that of a recovery clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA TOSHIBA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shizuki, Yasushi Kanagawa, JP 9 219

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation