Reduced-pin-count-testing architectures for applying test patterns

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7487419
APP PUB NO 20070011542A1
SERIAL NO

11305849

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods, apparatus, and systems for testing integrated circuits using one or more boundary scan cells are disclosed. The methods, apparatus, and systems can be used, for example, to apply at-speed test patterns through one or more boundary scan cells. For instance, in one exemplary nonlimiting embodiment, a circuit is disclosed comprising one or more boundary scan cells coupled to primary input ports or primary output ports of a circuit-under-test. The circuit further includes a boundary scan cell controller configured to apply test control signals to the one or more boundary scan cells. In this embodiment, the controller is configured to operate in a mode of operation whereby the controller applies test control signals to the one or more boundary scan cells that correspond to test control signals used to control one or more internal scan chains of the circuit-under-test during testing. The control signals of this exemplary embodiment include an at-speed-clock signal generated outside of the boundary scan cell controller.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MENTOR GRAPHICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Wu-Tung 19030 SW. 35th Pl. 92 1213
Jahangiri, Jay 6704 SE. 21st Ave. 1 72
Mukherjee, Nilanjan 298028 SW. Flynn St. 100 2977
Press, Ronald 10720 SW. Willow St. 5 112

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation