Integrated circuit stacking system and method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7335975
APP PUB NO 20050041404A1
SERIAL NO

10958934

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention stacks packaged integrated circuits into modules that conserve PWB or other board surface area. The invention provides techniques and structures for aggregating chip scale-packaged integrated circuits (CSPs) or leaded packages with other CSPs or with monolithic or stacked leaded packages into modules that conserve PWB or other board surface area. The present invention can be used to advantage with packages of a variety of sizes and configurations ranging from larger packaged base elements having many dozens of contacts to smaller packages such as, for example, die-sized packages such as DSBGA. In a preferred embodiment devised in accordance with the present invention, a base element CSP and a support element CSP are aggregated through a flex circuit having at least two conductive layers that are patterned to selectively connect the two CSP elements. The flex circuit connects the ICs and provides a thermal and electrical connection path between the module and an application environment such as a printed wiring board (PWB).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • TAMIRAS PER PTE. LTD., LLC

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Buchle, Jeffrey Alan Austin, TX 5 58
Cady, James W Austin, TX 60 1942
Rapport, Russell Austin, TX 23 609
Roper, David L Austin, TX 43 806
Wehrly, Jr James Douglas Austin, TX 26 761
Wilder, James Austin, TX 41 840

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation