Importance

Loading Importance Indicators...

Abstract

In accordance with the present invention, circuits are disclosed for use in implementing higher order sigma delta analog to digital conversion of narrowband signals with cascaded lower order circuit networks. The lower order circuit networks employ resonator circuits utilizing unit delay functional blocks to implement a specific transfer function. The unit delays are implemented utilizing sample and hold circuits operated by controlled switching of the circuit elements. In one embodiment, the resonator circuit includes a first sample and hold circuit for implementing a unit delay of corresponding input signals where the output of the first sample and hold circuit is coupled into a feedback loop with one or more additional sample and hold circuits for implementing a dual cascaded unit delay. The delayed signals from the feedback loop are then summed with the input signals at the input of the first sample and hold circuit. Advantageously, the present invention overcomes performance limitations of complex higher order sigma delta analog to digital converters that suffer from circuit nonidealities such as component mismatch, finite operational amplifier gain, bandwidth and design complexities associated with integrator based implementations. Alternate embodiments of the present invention include a switched capacitor based circuit for implementing the lower order delay function block based networks and a current copier or switched current approach. The switched capacitor circuit employs a first operational amplifier for inputting signals and summing with delayed samples of the input signals and a second operational amplifier coupled in a feedback loop with the first operational amplifier for implementing the delayed samples of the input signals. The switched current circuit employs a first current copier for sampling input signals and summing with a delay of the input signals. Second and third current copiers are used for implementing delayed sampling and holding for two separate signals output from the first current copier. The sampling, holding, delaying and summing are implemented with controlled switching in the circuits.

Loading the Abstract Image...

First Claim