RAM memory overlay gate array circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4698749
SERIAL NO

06789213

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This circuitry expands the memory addressing arrange of a microprocessor beyond its directly addressable memory capacity. This circuit uses the status outputs of the microprocessor to segregate memory accesses for program code instructions from accesses for other data. This segregation scheme assigns different memory banks to program code instructions and to data. Memory reads and writes for scratch pad data are performed from one bank of memory. Memory reads for program code instructions are performed from a separate memory bank. This memory bank technique can double the size of a microprocessor's directly addressable memory without changing the microprocessor's architecture. This circuitry is suitable for implementation with CMOS gate array technology.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AG COMMUNICATION SYSTEMS CORPORATION 2500 W UTOPIA RD PHOENIX AZ 85027 A DE CORPAS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhadriraju, Nataraj Phoenix, AZ 2 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation