Tri-gate transistors and methods to fabricate same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7268058
APP PUB NO 20050158970A1
SERIAL NO

10760028

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Embodiments of the invention provide a method for effecting uniform silicon body height for silicon-on-insulator transistor fabrication. For one embodiment, a sacrificial oxide layer is disposed upon a semiconductor substrate. The oxide layer is etched to form a trench. The trench is then filled with a semiconductor material. The semiconductor material is then planarized with the remainder of the oxide layer and the remainder of the oxide layer is then removed. The semiconductor fins thus exposed are of uniform height to within a specified tolerance.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INTEL CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chau, Robert Beaverton, OR 86 3292
Datta, Suman Beaverton, OR 256 10421
Doyle, Brian S Portland, OR 369 13961
Jin, Been-Yih Lake Oswego, OR 94 3232

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation