C-MOS crystal oscillator including circuit for temporarily increasing closed loop gain

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 4218661
SERIAL NO

05853926

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An oscillator circuit wherein the impedance at the output terminal can be selectively decreased for a short period of time to thereby increase the closed loop gain is provided. The oscillator circuit includes a quartz crystal vibrator and a C-MOS inverter having a drain output terminal for producing a high frequency signal thereat, the gate output terminal being fed back through the quartz crystal vibrator to a gate input terminal to define a predetermined closed loop gain. The invention is particularly characterized by a control circuit external to the oscillator circuit that is adapted to produce a control signal for a predetermined period of time. A secondary inverter is provided and is adapted to be selectively coupled, in parallel, with the C-MOS inverter during the period of time that the control signal is applied thereto, to thereby reduce the impedance at the output terminal of the C-MOS inverter and increase the closed loop gain during the predetermined period of time that the control signal is applied thereto.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • KABUSHIKI KAISHA SUWA SEIKOSHA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Imamura, Yoichi Suwa, JP 47 1551

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation