Bridge connection type of chip package and fabricating method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7312102
APP PUB NO 20050062171A1
SERIAL NO

10904423

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A chip package having at least a substrate, a chip and a conductive trace is provided. The substrate has a first surface, a second surface, a cavity and at least one substrate contact all positioned on the first surface of the substrate. The chip has an active surface with at least one chip contact thereon. The chip is accommodated inside the cavity with at least one sidewall having contact with one of the sidewalls of the cavity. The active surface of the chip and the first surface of the substrate are coplanar. The conductive trace runs from the active surface of the chip to the first surface of the substrate so that the chip contact and the substrate contact are electrically connected.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • ADVANCED SEMICONDUCTOR ENGINEERING, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hung, Chih-Pin Kaoshiung, TW 69 764

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation