Windowing circuit for aligning data and clock signals

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6864715
SERIAL NO

10377461

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Described are circuits and methods for aligning data and clock signals. Circuits in accordance with some embodiments separate incoming data into three differently timed data signals: an early signal, an intermediate signal, and a late signal. The timing of the three data signals can be collectively moved with respect to the clock signal. In addition, the temporal spacing between the three signals can be adjusted so that the early and late signals define a window encompassing the intermediate signal. The three signals are aligned with respect to the clock edge to center the intermediate data signal on the clock edge. The early and late signals can be monitored to identify changes in the relative timing of the clock and data signals. Some embodiments automatically alter the timing of the data and/or clock signals to keep the intermediate data signal centered on the clock edge.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • XILINX, INC.

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bauer, Trevor J Boulder, CO 70 3146
Behiel, Arthur J Pleasanton, CA 6 73
Bergendahl, Jason R San Mateo, CA 18 384
Ebeling, Christopher D San Jose, CA 19 299
Young, Steven P Boulder, CO 216 7858

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation