Method of manufacturing a floating gate with high gate coupling ratio

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5677216
SERIAL NO

08779579

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention is a method of manufacturing a floating gate with high gate coupling ratio for use in a EPROM and EEPROM. The gate coupling ratio is the ratio of the surface area of the inter-poly and the tunnel oxide. This invention utilizes a floating gate having a trench so as to increase the surface area of the inter-poly. Thus, a floating gate having high gate coupling ratio is achieved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tseng, Horng-Huei Hsinchu, TW 445 4691

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation