Asynchronous logic array
Number of patents in Portfolio can not be more than 2000
United States of America
Stats
-
Jun 21, 1983
Grant Date -
N/A
app pub date -
Jan 10, 1980
filing date -
Feb 3, 1976
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An asynchronous logic array capable of directly implementing Petri net specification of digital systems is disclosed. The array can be used in general synthesis of asynchronous digital circuits and systems. The parallel nature of the array gives the realized systems the speed and other characteristics of hard wired circuits even though they are realized from a uniform logic array. The logic array is particularly suited for implementing control circuits and promises to extend the field of micro programming to asynchronous and parallel computers.
First Claim
Family
International Classification(s)
- No Non-US Classification to display
Cited Art Landscape
Patent Citation Ranking
- No Patent Citation Ranking to display
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully