Dynamic random access memory using imperfect isolating transistors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO RE40552
SERIAL NO

10032431

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Apparatus and methods for controlling the sensing of bit lines which facilitates the distribution of bit line charging current to be distributed any time, and facilitates the fast raising of the sense modes to full logic levels. An embodiment is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors, having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, apparatus connected to the bit line and the sense nodes for imperfectly isolating the sense nodes from the bit line whereby current can leak therethrough, apparatus for enabling the sense amplifier and for disabling the isolating apparatus and thereby removing the isolation between the sense amplifier and the bit line, whereby current passing through the sense amplifier to the sense nodes is enabled to charge the bit line capacitance through the isolating apparatus to predetermined logic voltage level.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • MOSAID TECHNOLOGIES INCORPORATED

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Foss, Richard C Calabogie, CA 60 1283
Gillingham, Peter B Kanata, CA 108 2488
Harland, Robert Salt Spring Island, CA 4 61
Mitsuhashi, Masami Sapporo, JP 7 85
Wada, Atsushi Gifu, JP 172 1014

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation