Scheduling the dispatch of cells in non-empty virtual output queues of multistage switches using a pipelined arbitration scheme

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO RE42600
SERIAL NO

11851242

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A pipeline-based matching scheduling approach for input-buffered switches relaxes the timing constraint for arbitration with matching schemes, such as CRRD and CMSD. In the new approach, arbitration may operate in a pipelined manner. Each sub-scheduler is allowed to take more than one time slot for its matching. Every time slot, one of them provides a matching result(s). The sub-scheduler can use a matching scheme such as CRRD and CMSD.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • POLYTECHNIC UNIVERSITY

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chao, Hung-Hsiang Jonathan Holmdel, US 36 1616
Oki, Eiji Tokyo, JP 55 723
Rojas-Cessa, Roberto Brooklyn, US 22 185

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation