Programmable signal routing systems having low static leakage
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 22, 2011
Grant Date -
N/A
app pub date -
Feb 11, 2013
filing date -
Sep 26, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Parasitic static leakage current through input terminals of bus-accessing multiplexers is minimized by automatically forcing as many as practical of the bus lines into a high impedance state where all drivers of the lines are in a high impedance output state. Thus parasitic current sinking or current sourcing leakage paths through the bus-accessing multiplexers are cut off. The method is of particular utility in a low power FPGA that desirable has low static current leakage when in a static state.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully