PLL/DLL dual loop data synchronization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7743168
APP PUB NO 20080212730A1
SERIAL NO

12077002

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A dual loop (PLL/DLL) data synchronization system and method for plesiochronous systems is provided. A dual loop data serializer includes a phase lock loop (PLL) and a delayed lock loop (DLL) configured with a phase shifter in the feedback path of the PLL. The dual loop serializer locks to the input of the DLL instead of the local reference. Thus, the DLL adjusts the frequency from the PLL so that it matches the desired data rate. Each loop may be optimized for jitter tolerance with the net effect generating a synthesized clean clock (due to narrow bandwidth filtering) and VCO noise suppression (due to wide bandwidth filtering). A dual loop retimer includes a dual loop serializer (PLL/DLL) and a clock recovery DLL. The retimer resets the jitter budget to meet transmission requirements for an infinite number of repeater stages.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • INFINEON TECHNOLOGIES AUSTRIA AG;PRIMARION CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Southwell, Scott Dogwood, US 17 232
Steffen, Nicholas Robert Redondo Beach, US 5 147
Tang, Benjamim Hawthorne, US 111 1808

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation