Integrated circuit die stacks with translationally compatible vias

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8258619
APP PUB NO 20110108972A1
SERIAL NO

12617169

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit die stack including a first integrated circuit die mounted upon a substrate, the first die including pass-through vias (‘PTVs’) composed of conductive pathways through the first die with no connection to any circuitry on the first die; and a second integrated circuit die, identical to the first die, shifted in position with respect to the first die and mounted upon the first die, with the PTVs in the first die connecting signal lines from the substrate through the first die to through silicon vias (‘TSVs’) in the second die composed of conductive pathways through the second die connected to electronic circuitry on the second die; with the TSVs and PTVs disposed upon each identical die so that the positions of the TSVs and PTVs on each identical die are translationally compatible with respect to the TSVs and PTVs on the other identical die.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LENOVO INTERNATIONAL LIMITED979 KING'S ROAD 23/F LINCOLN HOUSE TAIKOO PLACE QUARRY BAY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Foster,, Sr Jimmy G Raleigh, US 29 482
Kim, Kyu-Hyoun Yorktown Heights, US 207 2632

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation