Method for improved pre-metal planarization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5585308
SERIAL NO

08411585

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming an integrated circuit wherein a planarization step is been performed before the primary metal deposition step, but after deposition of the adhesion and barrier layers. Thus the adhesion and barrier layers are present on the sidewalls of contact holes, but do not underlie the whole extent of the primary metallization.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • SGS-THOMSON MICROELECTRONICS, INC.

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Sardella, John C Highland Village, TX 12 200

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation