Method of CMP of polysilicon

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6350693
SERIAL NO

09755278

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An improved and new process for fabricating a planarized structure of polysilicon plugs embedded in silicon oxide has been developed. The planarizing method comprises a two-step CMP process in which the first CMP step comprises chemical-mechanical polishing using a first polishing slurry which is selective to polysilicon and the second CMP step comprises chemical-mechanical polishing using a second polishing slurry which polishes both polysilicon and silicon oxide. The processing time of the two-step CMP process is significantly less than the processing time of a one-step CMP process requiring an over-polish period. This reduced processing time reduces the cost of the CMP operation and at the same time produces a product with superior planarity and without reliability degradation due to residues of polysilicon.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY8 LI-HSIN RD 6 HSINCHU SCIENCE PARK HSINCHU 300-78

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Chung-Long Dou-Liu, TW 62 1057
Jang, Syun-Ming Hsin-Chu, TW 381 6833

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation