Systems and methods of routing data to facilitate error correction

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7051265
APP PUB NO 20050028056A1
SERIAL NO

10632206

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Systems and methods are provided for detecting and correcting bit errors in data structures. A data block and/or data structure is partitioned into adjacent bit pair domains, such that a single adjacent bit pair from each memory device is assigned to a given adjacent bit pair domain. The adjacent bit pair domain data is transmitted over a bus having a plurality of data paths, such that data bits associated with a given memory device are transmitted over a same data path.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Briggs, Theodore Carter Plano, TX 7 109
Tsao, Jay Plano, TX 7 74

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation