CACHE CONTROL APPARATUS AND METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150143045A1
SERIAL NO

14253466

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Provided are a cache control apparatus and method for reducing a miss penalty. The cache control apparatus includes a first level cache configured to store data in a memory, a second level cache connected to the first level cache, and configured to be accessed by a processor when the first level cache fails to call data according to a data request instruction, a prefetch buffer connected to the first and second level caches, and configured to temporarily store data transferred from the first and second level caches to a core, and a write buffer connected to the first level cache, and configured to receive address information and data of the first level cache.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTITUTE218 GAJEONG-RO YUSEONG-GU DAEJEON 34129

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
HAN, Jin Ho Seoul, KR 40 216
KWON, Young Su Daejeon, KR 12 54
SHIN, Kyoung Seon Daejeon, KR 16 105

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation