MULTI-CORE NETWORK PROCESSOR INTERCONNECT WITH MULTI-NODE CONNECTION

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14201507

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

According to at least one example embodiment, a method of data coherence is employed within a multi-chip system to enforce cache coherence between chip devices of the multi-node system. According at least one example embodiment, a message is received by a first chip device of the multiple chip devices from a second chip device of the multiple chip devices. The message triggers invalidation of one or more copies, if any, of a data block. The data block stored in a memory attached to, or residing in, the first chip device. Upon determining that one or more remote copies of the data block are stored in one or more other chip devices, other than the first chip device, the first chip device sends one or more invalidation requests to the one or more other chip devices for invalidating the one or more remote copies of the data block.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CAVIUM INC42 NAGOG PARK SUITE 110 ACTON MA 01720

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Akkawi, Isam Santa Clara, US 24 410
Asher, David H Sutton, US 21 374
Dobbie, Bradley D Cambridge, US 4 35
Faldamis, Georgios Somerville, US 4 30
Kessler, Richard E Northborough, US 127 4343
Oliveira, Charles M Shirley, US 1 14
Perveiler, John M Oxford, US 3 34

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation