Process to mechanically and plastically deform solid ductile metal to fill contacts of conductive channels with ductile metal and process for dry polishing excess metal from a semiconductor wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 5073518
SERIAL NO

07718206

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of forming a conductive via plug or an interconnect line, or both, of solid ductile metal within an integrated circuit using plastic deformation of the solid metal, and a dry polishing method of removing excess metal from a metal layer atop an underlying layer on a semiconductor substrate wafer. The process begins with a wafer having a dielectric layer, the upper surface of which has been planarized. If both conductive via plugs and interconnect lines are both required within the circuit, a first masking step defines the interconnect lines. A first etch creates channels in the interconnect line locations. A second masking step defines the vias. A second etch creates the vias which pass through the dielectric layer to conductive regions below where contact is to be made. A layer of solid ductile metal is then deposited on top of the dielectric layer. Using a disk or pad which is held in contact with the ductile metal layer, metal of the ductile layer is mechanically worked to plastically deformed more deeply into the channels and vias. The wafer is then dry polished with a solid material having a hardness which is less than both the hardness of the metal and the hardness of the underlying layer to provide remaining metal from the metal layer which is only in conductive interconnect lines or vias.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MICRON TECHNOLOGY INC8000 S FEDERAL WAY P O BOX 6 BOISE ID 83707-0006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Doan, Trung Boise, ID 16 339
Lowrey, Tyler A Boise, ID 212 12372
Tuttle, Mark E Boise, ID 290 10704

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation