Polishing processes for shallow trench isolation substrates

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7063597
SERIAL NO

10693683

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods and compositions are provided for planarizing a substrate surface with reduced or minimal topographical defect formation during a polishing process for dielectric materials. In one aspect a method is provided for polishing a substrate containing two or more dielectric layers, such as silicon oxide, silicon nitride, silicon oxynitride, with at least one processing step using a fixed-abrasive polishing article as a polishing article. The processing steps may be used to remove all, substantially all, or a portion of the one or more dielectric layers, which may include removal of the topography, the bulk dielectric, or residual dielectric material of a dielectric layer in two or more steps.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
APPLIED MATERIALS INC3050 BOWERS AVENUE SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lee, Christopher Heung-Gyun Alameda, CA 23 88
Leung, Garlen C Cupertino, CA 19 188
McReynolds, Peter San Mateo, CA 17 147
Menk, Gregory E Pleasanton, CA 49 864
Mohan, Vasanth N San Jose, CA 2 29
Osterheld, Thomas H Mountain View, CA 105 1419
Prabhu, Gopalakrishna B San Jose, CA 38 591
Tao, Yi-Yung Hsin Chu, TW 1 15
Zhong, Adam H Milpitas, CA 3 40

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation